《数电》学习-第四章-逻组合逻辑电路

目录

正文

一.组合逻辑电路的概述

1.逻辑电路的分类

image-20240406220033116

image-20240406220640884

2.逻辑功能的描述

image-20240406220815650

二.组合逻辑电路的分析方法

image-20240406221050462

image-20240406221319433

image-20240406221505159

image-20240406224533932

image-20240406224722080

三.组合逻辑电路的基本设计方法

1.进行逻辑抽象

image-20240406225112454

2.写出逻辑函数式

image-20240406225146468

3.逻辑函数的化简或变换

image-20240406225237560

4.画出逻辑电路图

image-20240406225319242

5.设计验证和工艺设计

image-20240406225340115

6.总结

image-20240407212519982

image-20240407212706776

image-20240407212831385

image-20240407212945547

image-20240407213152583

image-20240407213549161

image-20240407214121031

image-20240407214325068

四.普通编码器

1.引言

image-20240407214614177

2.普通编码器的设计

image-20240407214715940

image-20240407214949100

image-20240407215305886

五.优化编码器

1.普通编码器与优先编码器

image-20240407215504839

2.优先编码器的设计

image-20240407215734013

image-20240407220137585

image-20240407220434824

3.优先编码器实例74HC148

image-20240407220655579

image-20240407220821997

image-20240407221007721

image-20240407221236513

image-20240407221412236

image-20240407221603982

image-20240407221824921

image-20240407222140004

image-20240407222250228

六.二-十进制优先编码器

1.引言

image-20240407222402838

2.优先编码器的设计

image-20240407232649996

image-20240407232935451

image-20240407233022822

image-20240407233150382

3.二-十进制优先编码器实例74HC147

image-20240407233324202

七.二进制译码器

1.引言

image-20240408212853943

2.二进制译码器的设计

image-20240408212930357

image-20240408213140459

image-20240408213322748

3.由CMOS门电路组成的二进制译码器74HC138

image-20240408213525276

image-20240408213803753

image-20240408213925695

image-20240408214151584

image-20240408214504752

4.译码器设计组合逻辑电路

image-20240408214648150

image-20240409214636843

image-20240409215134524

image-20240409215237963

image-20240409215408731

image-20240409215908995

image-20240409220115138

八.二-十进制译码器

1.引言

image-20240409220217730

2.二-十进制译码器实例74HC42

image-20240409220332705

九.显示译码器

1.七段字符显示器

image-20240409220435706

2.半导体数码管BS201A

image-20240409220610089

3.BCD-七段显示译码器的设计

image-20240409221053651

image-20240409221141035

image-20240409221310828

image-20240409221446661

image-20240409225944418

4.BCD-七段显示译码器实例7448

image-20240409230048990

image-20240409230157220

image-20240409230305908

image-20240409230354772

image-20240409230445684

5.7448驱动BS201A

image-20240409230624751

image-20240409231046719

十.数据选择器

1.引言

image-20240409231303994

2.二选一数据选择器的设计

image-20240409231349231

image-20240409231647924

3.四选一数据选择器的设计

image-20240409231835891

image-20240409231929901

image-20240409232300142

4.双四选一数据选择器74HC153

image-20240409232629719

5.数据选择器的逻辑函数

image-20240411222604188

TODO 看到4.6的27分钟